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Foreword
Special Section on Electrical Performance Analysis
and Simulation of Interconnects, Packages and
Devices Composing Electronic Systems for
High-Performance Applications
T HIS SPECIAL collection of 11 papers represents newresults in electrical performance analysis and simulation
of interconnects, packages, and devices composing electronic
systems for high-performance applications. This special sec-
tion includes expanded versions of several papers originally
presented at the 11th Workshop on Signal Propagation on In-
terconnects (SPI), held at Portofino Kulm, Camogli, Italy in
May 2007, and at the 16th Conference on Electrical Perfor-
mance of Electronic Packaging (EPEP), held in Atlanta, GA,
in October 2007.
The presentation order of papers proceeds from fundamental
issues to applications. The first two papers deal with linear
macromodeling. The paper entitled “Modal vector fitting:
A tool For generating rational models of high accuracy with
arbitrary terminal conditions” introduces a new approach for ra-
tional macromodeling of multiport devices by reformulating the
vector fitting technique in terms of eigenvalues rather than ma-
trix elements. The resulting modal vector fitting (MVF) method
ensures high accuracy with arbitrary terminal conditions.
The second paper is titled “A comparative study of passivity
enforcement schemes for linear lumped macromodels” and
presents a study where three classes of passivity enforcement
schemes for linear lumped macromodels are applied to various
kinds of high-speed interconnects and packages, with the aim
of comparing their performance in terms of accuracy, effi-
ciency, applicability, and robustness. A significant finding of
this analysis is that carefully designed weighting schemes may
dramatically improve performance for all considered algorithm
classes.
The second set of papers concern interconnect modelling.
The paper entitled “Frequency domain analysis of transmis-
sion zeroes on high-speed interconnects in the presence of
an orthogonal metal grid underlayer” presents the propaga-
tion analysis of high-density-systems interconnects, and de-
rives a simple equivalent circuit model and a set of expressions
based on this model enabling to analytically determine the
location of transmission zeroes in the frequency domain, for
different orthogonal metal grids. The next paper, entitled “Per-
formance comparison between metallic carbon nanotube and
Digital Object Identifier 10.1109/TADVP.2008.2009342
copper nano-interconnects” compares traditional copper inter-
connects with bundles of metallic carbon nanotubes. A new
model fitting with the classical transmission line theory, is pre-
sented to describe the propagation of electrical signals along
these carbon nanotube bundles.
The two subsequent contributions concern nonlinear macro-
modeling of digital devices. The paper titled “Locally-stable
macromodels of integrated digital devices for multimedia
applications” describes new techniques to macromodel device
I/O for system level interconnect simulations. Such models
are essential to enabling efficient system level simulation
evaluations to be undertaken. Using SPICE level models is
inordinately slow. The paper titled “Improving behavioral IO
buffer modeling based on IBIS” demonstrates that the IBIS
(input output buffer information specification) standard falls
short of becoming a complete IO behavioral model when
simulating for simultaneous switching noise, and presents a
method for complementing the model with a black box that is
simulator independent, without compromising with the speed
that IBIS enjoys over the transistor models.
Then, three papers follow on system simulation. The paper
entitled “Accurate system voltage and timing margin simula-
tion in high-speed I/O systems designs” describes a statistical
simulation technique to model random jitter in multi-Gbps
serial links. Random jitter is an important source of eye clo-
sure, and if not included in the simulation, would lead to
under prediction of bit error rate. However, including it as a
random event in SPICE simulations would lead to slow sim-
ulations. A new technique is needed and is described in this
paper. The next paper is entitled “Controlled inter-symbol
interference design techniques of conventional interconnect
systems for data rates beyond 20 Gbps” and reviews ap-
proaches to managing intersymbol interference and presents
new passive methods for controlling it, and thus extending the
data rate. The final paper under the heading of system simula-
tion is entitled “Multiple edge responses for fast and accurate
system simulations” and presents a fast technique for simu-
lating high speed serial links, based on superimposing edge
responses.
This special collection ends with two contributions related to
applications. The paper entitled “Inductively coupled connec-
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tors and sockets for multi-Gbps pulse signaling” presents the
results of a set of experiments demonstrating multi-Gbps sig-
nalling data-rate capability and describes the principles behind
the design of inductively coupled sockets and connectors. The
final paper “Polymer-waveguide-based board-level optical in-
terconnect technology for datacom applications” illustrates the
capabilities of a polymer-waveguide-based board-level optical
interconnect technology by means of a 12 10 Gbps card-to-
card optical link demonstrator.
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